A new technique is presented for dithering single-bit sigma-delta modulator (SDM) analog-to-digital and digital-to-analog converters (ADCs and DACs) in the digital domain. The system operates by detecting and randomizing the limit cycles repsonsible for baseband tones. The system is efficient to realize in hardware and avoids the implementation problems of analog dither required in conventional SDM ADCs.

Authors: Macgrath, Anthony J.; Sandler, Mark B.
Affiliation: Department of Electronic and Electrical Engineering, King's College London, London, UK
JAES Volume 45 Issue 6 pp. 467-475; June 1997
Publication Date: June 1, 1997

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.