A data conversion technique suitable for digital power amplifiers (DPAs) is described, based on a modified sigma-delta modulator. The pulse-repetition frequency (PRF) in the bit stream is reduced in order to increase the efficiency in the power output switching stage. The system offers PRFs comparable to pulse-width-modulation (PWM)-based DPAs, but with higher linearity and more than a thirty-fold reduction in bit-clock frequency.

Authors: Macgrath, Anthony J.; Sandler, Mark B.
Affiliation: Department of Electronic and Electrical Engineering, King's College London, London, UK
JAES Volume 45 Issue 6 pp. 476-487; June 1997
Publication Date: June 1, 1997

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.