Modern delta-sigma analog-to-digital and digital-to-analog converters are capable of very high levels of perfomance. Realizing the full potential from this class of converters requires attention to many details. These details, which include clock jitter and interference effects, ground plane techniques, minimizing power supply coupling, and reducing tone effects, are discussed and a checklist of rules is presented which, if followed, will ensure optional converter operation.
Author:
Harris, Steven
Affiliation:
Crystal Semiconductor Corporation, Austin, TX
JAES Volume 41 Issue 10 pp. 782-790; October 1993
Publication Date:
October 1, 1993
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.