A chip set has been developed which implements a high-resolution analog-to-digital (A/D) converter using the noise-shaping/digital decimation technique. The chip set consists of a front-end IC to implement the noise-shaping algorithm and a digital decimator IC to reduce the sampling rate. A new method of canceling the effects of digital waveform asymmetry has been developed, resulting in increased resolution. The application circuit in its minimum configuration gives a dynamic range of 108 dB. More complex configurations yield a dynamic range of 114 dB.
Author:
Adams, Robert W.
Affiliation:
CTI/dbx, Newton, MA
JAES Volume 38 Issue 6 pp. 440-458; June 1990
Publication Date:
June 1, 1990
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.