Sampling clock jitter is inevitable in a digital studio environment. The audio effects of clock jitter on an analog-to-digital converter (ADC) are discussed. The clock jitter sensitivity of a conventional Nyquist sampling ADC is compared and contrasted to that of a 3-MHz 64 x oversampling delta-sigma ADC.
Affiliation: Crystal Semiconductor Corporation, Austin, TX
JAES Volume 38 Issue 7/8 pp. 537-542; July 1990
Publication Date: July 1, 1990
No AES members have commented on this paper yet.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.