This paper details design requirements and practical solution for a coherent switch. Basically, the circuit consists of a binary counter operating a gate, in which the ON and OFF periods of the gate may be independently variable, the periods being powers of two. Provision is made to vary the phase of the onset and cessation of each tone burst, over a range of approximately ±45°. In order to test overload recovery time of amplifiers, as required by the new I.E.C. regulations, the level in the OFF position can be varied. Maximum ratio of ON and OFF levels, is on the order of 40 dB. The operating frequency is from dc to approximately 40 kHz.
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can
subscribe to this RSS feed.
Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.
