When designing a switching power amplifier, many phenomena are encountered that leave the designer wondering why performance falls short of what theory predicts. While many sources of non-linearity and noise in the conversion process are known and intrinsic to the sub-systems involved, other sources of error are more subtle. The intent of this paper is to outline the noise, distortion, and error mechanisms commonly encountered in practice when designing a switching (Class-D) power amplifier. By understanding the root cause of these mechanisms, a more heuristic approach can be employed in switching power amplifier design. The focus will be on analog systems employing clocked, naturally sampled modulators, but the bulk of the material will be broadly applicable to any modulation scheme.

Author: Muniz, Robert
Affiliation: Harmonic Power Conversion LLC, Douglas, MA, USA
AES Convention: 147 (October 2019) eBrief:549
Publication Date: October 8, 2019
Subject: Transducers

Download Now (546 KB)

This paper is Open Access which means you can download it for free.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.