This paper presents practical recipes for the processing of DSD-Wide [64FS 8-bit] signals which are fully compatible with the DSD [64FS 1-bit] signals used by the SACD consumer audio format. The designs are presented in a schematic form compatible with implementation by interested engineers in either FPGA or (with some modification) by traditional DSP methods. This is intended to open up the processing of such Super High Fidelity signals to a wider audience.
Authors:
Thorpe, Peter; Bentall, Nathan; Cook, Gary; Gerard, Chris; Sleight, Chris; Smith, Mike; Eastty, Peter
Affiliation:
SONY Pro-Audio R&D, Oxford, UK
AES Convention:
110 (May 2001)
Paper Number:
5377
Publication Date:
May 1, 2001
Subject:
Signal Processing for Audio
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.