The advantages of the full complementary symmetry power output stage are described in terms of circuit performance improvements relative to previous design techniques. Analytical studies of thermal stability and overload power limiting are given and sample high performance circuits are discussed.
Author:
Haas, George C.
Affiliation:
Motorola Semiconductor Products, Inc., Phoenix, AZ
AES Convention:
33 (October 1967)
Paper Number:
546
Publication Date:
October 1, 1967
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.