A monolithic 24-bit, 96-kHz sample rate converter (SRC) is described. Features include on-chip AES3 receiver and transmitter, low jitter phase locked loop, channel status and user data buffering, 3-wire audio input and output ports, and a micro-controller port. The SRC has a dynamic range of 120 dB, with a THD+N of -117 dB. The rate conversion ratio range is 0.33 to 3.

Authors: Harris, Steven; Kamath, Gautham; Gaalaas, Eric
Affiliation: Crystal Semiconductor Product Division, Austin, TX
AES Convention: 105 (September 1998) Paper Number: 4771
Publication Date: September 1, 1998
Subject: Conversion Technology

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.