Conventional sigma-delta digital-analog converters (DACs) have performance limitations due to the use of switched-capacitor filters. In this design, a continuous-time output stage is used to achieve 112-dB signal-to-noise ratio (SNR) in a small chip area. The problems of jitter sensitivity and rise/fall matching are avoided by using a 6-bit modulator with a segmented scrambling circuit, along with a dual return-to-zero circuit.
Authors:
Adams, Robert; Nguyen: , Khiem; Sweetland, Karl
Affiliation:
Analog Devices Inc., Wilmington, MA
AES Convention:
105 (September 1998)
Paper Number:
4774
Publication Date:
September 1, 1998
Subject:
Conversion Technology
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.