A data conversion technique suitable for power digital-to-analog converters is described, based on a modified sigma-delta modulator. The pulse-repetition frequency in the bitstream is reduced in order to increase the efficiency in the power output switching stage. The system offers pulse-repetition frequencies comparable to pulse-width modulation-based digital-to-analog converters, but with higher linearity and more than a thirty-fold reduction in clock frequency.

Authors: Magrath, Anthony J.; Sandler, Mark B.
Affiliation: King's College London, Strand, London, UK
AES Convention: 99 (October 1995) Paper Number: 4106
Publication Date: October 1, 1995
Subject: Conversion Technology

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.