Some recent sample-rate converters (SRCs) and digital-to-analog converters (DACs) have included circuitry which rejects jitter on the applied word clock signals. Jitter attenuation can lead to audible improvements in the playback material, especially when the word clock is synthesized from a highly jittered recovered clock, such as in DBS systems. A simple numerically controlled oscillator (NCO) digital circuit is presented which can be used to demonstrate the jitter rejection. Results are reviewed.

Author: Wood, M.
Affiliation: Analog Devices Inc., Wilmington, MA
AES Convention: 100 (May 1996) Paper Number: 4261
Publication Date: May 1, 1996
Subject: Signal Processing

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.