An algorithm for calculating a real-time sampling-rate conversion via low-order polynomial interpolation of a digital signal is described. Modifications to common DSP chip architectures are then suggested which will reduce the computational complexity of the presented algorithm compared to that of the classical algorithm.
Authors:
Wise, Duane K.; Barish, Jeffrey; Lindemann, Eric
Affiliation:
EuPhonics, Inc., Boulder, CO
AES Convention:
101 (November 1996)
Paper Number:
4370
Publication Date:
November 1, 1996
Subject:
Signal Processing
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.