In order to realize maximum performance from an A/D converter chip, many subtleties must be addressed in the external environment in order to make sure that the performance is not degraded. This paper briefly describes the architecture of an example A/D converter, discusses some trade-offs in the external circuit design, and concludes with some measurement issues and results. The techniques discussed also form a basis for users' own designs, allowing predictable realization of maximum performance.

Authors: Harris, Steven; Green, Steven; Leung, Ka
Affiliation: Crystal Semiconductor Corporation, Austin, TX
AES Convention: 103 (September 1997) Paper Number: 4530
Publication Date: September 1, 1997
Subject: Signal Processing and Conversion

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.