A novel pulse referenced error correction principle for digital to power conversion systems (Power DAC) is proposed-Pulse Edge Delay Error Correction (PEDEC). The method uses a digital pulse modulated signal as reference for error correction. The advantage of PEDEC is a combination of efficient correction of all power stage generated errors, and simple implementation. The paper presents the basic theory of PEDEC, modeling of the principle, and systematic approaches to PEDEC based amplifier design. The theoretical treatment is supplemented with a comprehensive, low level system simulation, that verify the system model and furthermore illustrate correction capability towards every error source in a switching power stage. PEDEC is concluded to be a very interesting new approach that could dramatically ease the design of high quality Power DAC's.

Author: Nielsen, Karsten
Affiliations: Technical University of Denmark, Lyngby, Denmark ; Bang & Olufsen A/S, Struer, Denmark(See document for exact affiliation information.)
AES Convention: 103 (September 1997) Paper Number: 4602
Publication Date: September 1, 1997
Subject: Amplifiers and Attenuators

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.