This paper describes a new digital signal processor (DSP) LSI for a digital audio tape (DAT) recorder with a fully digital phase locked loop (PLL). In our newest DSP which uses a ring oscillator to lower the master clock frequency, we have improved the PLL's master to playback (PB) clock frequency ratio to 2.6, where in our currently available DSP, PLL's master to PB ratio is 5.2.

Authors: Fukuda, Shinichi; Fukami, Tadashi; Moroboshi, Arihiro
Affiliation: Sony Corporation, Tokyo, Japan
AES Convention: 93 (October 1992) Paper Number: 3373
Publication Date: October 1, 1992
Subject: Digital Innovations in Audio Technology

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.