Real-time algorithms for digital signal processors require lengthy development cycles involving nonreal-time hardware. Using the ISPW, DSP applications can be prototyped with C and max in real time. This dramatically improves the development cycle by accelerating the generation of test results and by allowing the algorithm to be perfected before the start of DSP code generation.

Authors: Francis, Charles E. H.; Simmons, Pamela A.
Affiliation: Clef Digital Systems Ltd., Aberystwyth, United Kingdom
AES Convention: 94 (March 1993) Paper Number: 3519
Publication Date: March 1, 1993
Subject: Digital Signal Processing

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.