This paper examines methods of hardware implementation for integer noise shaping using VHDL (the newly recognized standard for hardware description). Methods of integer coefficient calculation will be discussed for accuracy near floating point. The technique reduces the calculation complexity with a view to reducing the silicon area for hardware implementation, while maintaining 24-bit quality in a minimally oversampled output. Performance will be demonstrated using computer simulation. (VHDL: Very high-speed integrated-circuit hardware description language.)

Authors: Clark, I. G.; Hiorns, R. E.; Davies, A. C.
Affiliation: University of London, Department of Electronic and Electrical Engineering, London, United Kingdom
AES Convention: 94 (March 1993) Paper Number: 3568
Publication Date: March 1, 1993
Subject: Digital Signal Processing

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.