Jitter has become a major limiting factor in the quality of D/A conversion. The extensive use of serial communications protocols forces the use of PLL-based clock recovery circuits which often produce unacceptable amounts of jitter. The sensitivity of various D/A conversion techniques to jitter varies widely and is often signal dependent. A new VLSI chip has been designed to solve the problem of asynchronous rate conversion between arbitrary frequencies. A servo-control loop with very long time constants has the effect of heavily low-pass filtering the jitter spectrum, which largely eliminates the effects of jitter on signal quality.
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can
subscribe to this RSS feed.
Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.
