To achieve a high resolution (>18 bit) in a bit stream digital-to-analog converter, extremely low jitter in the reconstructed signal must be maintained as the bit stream amplitude is independent of signal level. A method of jitter reduction is proposed using a dynamic averaging filter and a comparison using both DSM and PWM source codes made against a stationary filter. Random and coherent noise sources within the filter are compared and methods of lowering sampling clock jitter are discussed.
Author:
Hawksford, Malcolm J.
Affiliation:
Centre for Audio Research and Engineering, Department of Electronic Systems Engineering, Wivenhoe Park, University of Essex, Colchester
AES Convention:
96 (February 1994)
Paper Number:
3811
Publication Date:
February 1, 1994
Subject:
Implementation of Digital Audio Systems
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.