A VLSI circuit is presented that performs sampling rate conversion of digital stereo audio signals. Conceptually, the converter interpolates to 4 Ghz, and then decimates to the desired output sampling rate. The chip is intended for 18-bit professional audio applications with arbitrarily varying input and output sampling frequencies from 25 to 70 kHz. Out chip is compared in architecture and performance to the commercial realization presented in (2) (Analog Devices AD1890).

Authors: Rothacher, Fritz; Felber, Norbert
Affiliation: Integrated Systems Laboratory, Swiss Federal Institute of Technology, Zurich
AES Convention: 96 (February 1994) Paper Number: 3832
Publication Date: February 1, 1994
Subject: Digital Signal Processing

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.