A complete monolithic stand-alone 100 Khz 16-bit data conversion system is described. The product is targeted at high performance signal processing applications such as digital audio. The chip features on-board linear phase decimation/interpolation filtering with a flat user passband in conjunction with sigma-delta noise shaping techniques. A serial interface is provided and supports multiple devices from a single serial port while maintaining sampling coherency between channels. The device uses an economical low pin-count package and the single 5-volt power supply simplifies system design and reduces power consumption. The paper covers device specifications and the design approach used to achieve the specifications along with simulation results to verify the design.
Author:
Thompson, C. D.
Affiliation:
Digital Signal Processor Operation/Motorola, Inc., Austin, TX
AES Convention:
89 (September 1990)
Paper Number:
2975
Publication Date:
September 1, 1990
Subject:
Sigma-Delta Converter Technology
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.