The model introduced here describes the effects of the propagation delay of the gate signal. It may be used to show the effects of the on-chip delay of applied gate voltage on the surface of a single MOSFET (the vertical power MOSFET consists of a large number of paralleled cells) as well as of discrete paralleled devices.
Authors:
Thoma, J.; Pichler, H.; Pavuza, F.
Affiliation:
Technical University, Vienna, Austria
AES Convention:
84 (March 1988)
Paper Number:
2569
Publication Date:
March 1, 1988
Subject:
Audio Circuitry
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.