High quality digital audio processor employing extremely effective error correction schemes as an adaptor for VTRs was developed. The format, based on EIAJ standard, features the use of b-Adjacent (8, 6) error correcting code together with CRC. This (8, 6) code can be decoded in more than one way. The authors, after briefing the standard, describe the system design, coding and decoding, error correction capability, error rate measurement, and performance of the processor.

Authors: Ishida, Yoshinobu; Nishi, Seiki; Kunii, Satoshi; Satoh, Takaharu; Uetake, Katsuhito
Affiliations: Products Development Lab, Mitsubishi Electric Corp., Hyogo, Japan ; Koriyama Works, Mitsubishi Electric Corp., Hyogo, Japan(See document for exact affiliation information.)
AES Convention: 64 (November 1979) Paper Number: 1528
Publication Date: November 1, 1979

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.