This paper considers an oscillator which tracks a frequency within some predetermined error. This oscillator has the advantages of a phase locked or frequency division system in that the ratio of input to output frequency remains fixed. However, the output does not remain in time phase with the input but rather drifts in and out of phase. The almost locked oscillator uses two binary counters, a memory register, and a high frequency oscillator. the amount of tracking error is determined by the ratio of the input frequency to the internal high frequency oscillator. The system is an open loop system and therefore is able to track the input cycle by cycle.

Author: Simes, James G.
Affiliation: Dept. of Electrical Engineering, California State University, Sacramento, CA
AES Convention: 54 (May 1976) Paper Number: 1101
Publication Date: May 1, 1976

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.