Sigma–Delta modulation is the only form of analog-to-digital conversion that allows achievement of high bit resolution at relatively low costs. There is a lack of tools in academic and in industry that allow entry level engineers to familiarize with the concepts governing this conversion technique, especially for high orders, multi-bit, and different architectures of sigma-delta modulators. The goal of this paper is to present a graphical toolbox, developed in Simulink and based on the behavioral model previously presented in [2] and available in [3] that allows to simulate and theoretically evaluate ten different architectures, continuous and discrete time, as well as single- and multi-bit implementations of different orders of analog-to-digital sigma-delta modulators.
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can
subscribe to this RSS feed.
Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.
