This paper presents a new pseudo-ternary modulation scheme for bridge-tied-load digital class D amplifiers which is more robust versus output stage distortions compared to existing ternary modulations. The effects of finite rise and fall times and their mismatches have been introduced for a classical ternary modulation scheme, where a large degradation of the dynamic range can be observed, and then extended to reported high performance ternary modulators. It is shown that, even if linearization pulses are inserted to cope with the finite rise/fall time problem, these modulators are somehow impacted by the edge mismatches.
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can
subscribe to this RSS feed.
Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.
