This paper presents a hardware/software co-design method for the implementation of multi-format audio decoder with ultra low power, small chip size, and high flexibility which are most critical factors in embedded devices. This approach can provide both flexibility and low power with high performance in such a way that hardware implementation has been focused on the commonly used critical blocks of multiple audio decoders having intensive computations. Hardware blocks are well modularized to allow easy and rapid architecture exploration of several digital audio standards. The proposed system can decode MP3 bitstream using only about 4MHz clock frequency and AAC bitstream using only about 7MHz clock frequency on average at the sampling rate of 48 kHz and the target bitrate of 128kbps/stereo.
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can
subscribe to this RSS feed.
Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.
