A 216kHz single die stereo delta sigma ADC is designed for high precision audio applications. A single loop, fifth-order, thirty-three level delta sigma analog modulator with positive and negative feedforward path is implemented. An interpolated multilevel quantizer with unevenly weighted quantization levels replaces a conventional 5-bit flash type quantizer in this design. These new techniques suppress the signal dependent energy inside the delta sigma loop and reduce internal channel noise coupling. Integrated with an on-chip bandgap reference circuit, DEM(dynamic element matching) circuit and a linear phase, FIR decimation filter, the ADC achieves 124dB dynamic range (A-weighted), –110dB THD+N over a 20kHz bandwidth. Inter-channel isolation is 130dB. Power consumption is approximately 330mW
Authors:
Yang, YuQing; Sculley, Terry; Abraham, Jacob
Affiliation:
Texas Instruments, Inc.
AES Convention:
123 (October 2007)
Paper Number:
7289
Publication Date:
October 1, 2007
Subject:
Signal Processing
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.