The ZePoC-Encoding algorithm for Class-D amplification allows to separate the signal-baseband completely from all higher-frequency switching artifacts. Realtime-ZePoC-Encoding demands a lot of computational power, but in applications where recorded signals should be reproduced, they can be encoded by a software-defined ZePoC-System in advance. Reproducing this pre-encoded signal has very low hardware requirements: No digital-analog-converter or linear amplifier is needed, the playback device must only contain memory, a counter for forming the rectangular output-signal and,if higher output-power is required, an additional switching power-stage and filter. A simple system made up of an 8bit micro-controller at 16Mhz clock-rate could reach a Signal-to-Noise-ratio of 80dB and a usable frequency range of up to 15kHz. A test-system made up of an 8bit RISC-Processor, external memory and a single-transistor, single power-supply switching-stage will be presented.
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can
subscribe to this RSS feed.
Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.
