Network-based digital audio interfaces are becoming increasingly popular. But they do pose a significant jitter problem wherever high-quality conversion to/from analog is required. This is true even with networks such as 1394 that provide dedicated support for isochronous flows. Conventional PLL solutions have too-little jitter attenuation, too-much intrinsic jitter, and/or too-narrow a frequency range. More-advanced solutions tend to have too-high a cost. We present a new clocking technology that boasts high performance and low cost. It has been implemented in a recent audio-over-1394 chip. We show comparative performance results and explore system-level implications, including for systems that use point-to-point links such as AES3, SPDIF and ADAT.

Authors: Frandsen, Christian G.; Travis, Chris
Affiliations: Sonopsis Ltd; TC Electronic A/S(See document for exact affiliation information.)
AES Convention: 120 (May 2006) Paper Number: 6700
Publication Date: May 1, 2006
Session Subject: Signal Processing; High Resolution Audio

Download Now (937 KB)

This paper is Open Access which means you can download it for free.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.