A compact form can be used to describe an arbitrary high order sigma delta modulator. Such a format is beneficial because it provides insight into the structure of limit cycles in sigma delta modulators. We consider modulators of any order with periodic output. We make no assumptions regarding the input and are thus able to prove necessary conditions for limit cycles in the output. We show that the input must be periodic, but may have a different period from both integrator output and quantised output. We derive what this implies regarding limit cycles for sinusoidal inputs. Finally, we give examples where sinusoidal input to a third order modulator results in a limit cycle of a different frequency.
Authors:
Reiss, Joshua D.; Sandler, Mark B.
Affiliation:
Department of Electronic Engineering, Queen Mary, University of London, London, UK
AES Convention:
114 (March 2003)
Paper Number:
5832
Publication Date:
March 1, 2003
Subject:
Low Bit-Rate Coding
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.