We present a mathematical framework, based on state space modelling, for the description of limit cycles of Sigma Delta Modulators (SDMs). Using a dynamical systems approach, the authors treat sigma delta modulators as piecewise linear maps. This enables us to find all possible limit cycles that might exist in an arbitrary sigma delta modulator with predefined input. We then focus on a DC input analyse their stability and show exactly the amount of dither that is necessary to remove any given limit cycle. Using several different SDM designs, we locate and analyse the limit cycles and thus verify the results by simulation.
Authors:
Reiss, Joshua D.; Sandler, Mark; Reefman, Derk; Janssen, Erwin
Affiliations:
Philips Research, Eindhoven, The Netherlands ; Queen Mary, University of London, London, UK(See document for exact affiliation information.)
AES Convention:
115 (October 2003)
Paper Number:
5936
Publication Date:
October 1, 2003
Subject:
Signal Processing for Audio
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.