This paper describes a fully programmable integrated signal processor for digital audio signals (audio signal processor). The key features of the ASP chip are: 1 160 ns instruction cycle time, a 12*24 multiplier, and a wide accumulator. It also contains three separate RAMs, one for storing the program, a second for the audio data, and a third for the coefficients. The chip has several serial audio data interfaces (IIS format), a parallel data interface, and a serial control interface (IIC format). This chip contains all functions for the investigation and the realization of digital sound processing features.

Authors: Vandenbulcke, C.; Verspay, J.; Bakker, P.; Persoon, E.; Odijk, E.; van Twist, R.
Affiliation: Philips B.V., Eindhoven, The Netherlands
AES Convention: 77 (March 1985) Paper Number: 2181
Publication Date: March 1, 1985
Subject: Digital and Analog Recording

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.