High performance DSPs have been used extensively for the implementation of signal transforms in transform based audio coders. While the first generation of DSPs featured single stage MAC (Multiple Accumulate) blocks, the current generation of DSPs feature dual-MAC hardware blocks. Though fast algorithms are available for implementation of transforms, a re-look at the algorithms from this semi-parallel architecture point of view is beneficial as it leads to more efficient implementations. This paper looks specifically at the family of lapped transforms, and quantifies the implementation efficiency of traditional fast optimizations on architectures with this type of semi-parallel computing capability, and derives algorithmic methods of increasing this efficiency.
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can
subscribe to this RSS feed.
Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.
