In this paper, a new concept for a high speed, high resolution digital pulse-former is presented. A digital pulse-former basically maps each input data word (sample) into a binary pulse of corresponding width. Such binary pulse-length modulated signals are incorporated in digital class-D amplifiers and pwm applications. In our approach a synchronous digital counter converting the "rough" part of the input sample is combined with a ring oscillator serving as "fine" counter. This hybrid configuration yields a drastically increased resolution while maintaining moderate clock rates. Results of a first discrete implementation of this concept are discussed.

Authors: Streitenberger, Martin; Bresch, Helmut; Kaszubiak, Jens; Schindler, Thomas
Affiliations: Institute of Electromagnetic Theory and Microwave Technique, University of Hannover, Hannover, Germany ; Institute for Electronics, Signal Processing and Communications, Otto von Guericke University Magdeburg, Magdeburg, Germany (See document for exact affiliation information.)
AES Convention: 112 (April 2002) Paper Number: 5632
Publication Date: April 1, 2002
Subject: Signal Processing Forum

Click to purchase paper as a non-member or you can login as an AES member to see more options.

No AES members have commented on this paper yet.

Subscribe to this discussion

To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.

Start a discussion!

If you would like to start a discussion about this paper and are an AES member then you can login here:
Username:
Password:

If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.