(Subscribe to this discussion)
Most capacitor microphones use an audio-frequency (AF) implementation. In an AF circuit, a capacitor is charged with a constant bias voltage leading to a high-impedance circuit. In contrast, by using a radio-frequency (RF) approach, the capacitor is operated on a higher frequency band which reduces the circuit’s impedance. However, state of the art RF microphones are entirely analog. Thus, a novel digital RF condenser microphone system is proposed. Furthermore, it is extended by a corresponding gain ranging approach. The expected advantages are a further improved demodulation linearity due to a digital demodulation and a circumvention of analog disadvantages due to the smaller required analog circuit. Additionally, because of the analog bandpass signal, it is expected to utterly bypass the electrical low frequency 1/f noise.
Authors:
Urbansky, Lars; Zölzer, Udo
Affiliations:
Helmut-Schmidt University, Hamburg, Germany; Helmut-Schmidt-University Hamburg, Hamburg, Germany(See document for exact affiliation information.)
AES Convention:
146 (March 2019)
Paper Number:
10214
Publication Date:
March 10, 2019
Subject:
Physical Systems and Circuits
Click to purchase paper as a non-member or you can login as an AES member to see more options.
Scott Dorsey |
Comment posted March 29, 2019 @ 15:51:47 UTC
(Comment permalink)
This paper is very cool and hardly anyone has been looking at RF condenser designs recently so it is good to see this sort of work being done. But... The variable RC network is inherently a phase modulator. More recent RF condenser microphones have used AM detectors with slope detection of the resulting signal only because of better linearity compared with an FM detector. So why carry all that analogue detector baggage into the digital world? If you go back to FM, you eliminate almost all the sources of nonlinearity that you had to deal with before. The exciting signal can be a square wave. There is no need for a low-distortion sine waveform anymore, and making low-jitter digital clocks is something we know how to do well. Likewise, you can eliminate the A/D completely and replace it with a simple FPGA that counts time from one leading edge to another. All of your amplitude linearity issues just turn into soluble frequency linearity ones. So it seems to me that although this design is ingenious, there is likely a simpler way to solve things. (Respond to this comment)
|
Author Response Lars Urbansky |
Comment posted March 19, 2022 @ 16:41:00 UTC
(Comment permalink)
Thanks for your comment! |
To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.