Timing fluctuations, or jitter, in clocks can degrade audio quality when the clocks are used in analogue to digital or digital to analogue conversion. The asynchronous clocks within the IEEE1394 high performance serial bus produce jitter. This may present challenges for low jitter sample clock recovery in conjunction with the transmission of digital audio using that bus and so the nature of this jitter requires investigation. Measurements of recovered clock jitter in a simple system are presented which confirm the results of a previous simulation of jitter generation mechanisms. Possible engineering solutions are discussed.
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can
subscribe to this RSS feed.
Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.
