A dual 18-bit successive approximation CMOS analog-to-digital converter is described with serial data outputs for digital audio applications. The dual a/d converters employ the switched capacitor architecture which also provides an inherent co-phase sample/hold operation for each channel. This low power circuit includes a low-noise band-gap reference and reference buffer amplifiers to drive each of the CDACs. Fast-settling circuits, including latching comparators, permit conversion rates of 1x, 2x or 4x oversampling. Laser trimming of a -trim-DAC- produces performance levels of 0.0025% THD+N and 92dB SNR.
Author:
Naylor, Jimmy R.
Affiliation:
BURR-BROWN CORPORATION
AES Conference:
7th International Conference: Audio in Digital Times (May 1989)
Paper Number:
7-013
Publication Date:
May 1, 1989
Subject:
Audio in Digital Times
Click to purchase paper as a non-member or you can login as an AES member to see more options.
No AES members have commented on this paper yet.
To be notified of new comments on this paper you can subscribe to this RSS feed. Forum users should login to see additional options.
If you are not yet an AES member and have something important to say about this paper then we urge you to join the AES today and make your voice heard. You can join online today by clicking here.